

Product Change Notice (PCN)

Subject: Data Sheet Specification Change for Listed Intersil ISL3248*E Products

Publication Date: 5/14/2015

Effective Date: 8/14/2015

Revision Description:

Initial Release

Description of Change:

This notice is to inform you that Intersil has changed the maximum limit on the Driver Switching Characteristics and the typical thermal resistance (Theta JC) on the 14 lead SOIC package.

Reason for Change:

The change aligns the data sheet with the product characteristics and is necessary to maintain product manufacturability in support of customer delivery requirements. Details regarding the change are contained on the following page. The updated data sheet is available on the Intersil web site at:

<http://www.intersil.com/content/dam/Intersil/documents/isl3/isl32483e-85e.pdf>

Product Identification:

There have been no changes to the die/silicon or product itself. There will be no change in the external marking of the packaged parts.

Qualification status: Complete, see attached

Sample availability: 5/14/2015

Device material declaration: Available upon request

Questions or requests pertaining to this change notice, including additional data or samples, must be sent to Intersil within 30 days of the publication date.

For additional information regarding this notice, please contact your regional change coordinator (below)			
Americas: PCN-US@INTERSIL.COM	Europe: PCN-EU@INTERSIL.COM	Japan: PCN-JP@INTERSIL.COM	Asia Pac: PCN-APAC@INTERSIL.COM

Appendix A – Affected Products List (see attached)

Appendix B – Datasheet changes (see attached)

Appendix A: Product List

ISL32483EIBZ
 ISL32483EIBZ-T
 ISL32483EIBZ-T7A
 ISL32485EIBZ
 ISL32485EIBZ-T
 ISL32485EIBZ-T7A

Appendix B: Datasheet changes

From:

Absolute Maximum Ratings

V_{CC} to Ground 7V
 Input Voltages
 DI, INV, RINV, DINV, DE, \overline{RE} -0.3V to (V_{CC} + 0.3V)
 Input/Output Voltages
 A/Y, B/Z, A, B, Y, Z ±60V
 A/Y, B/Z, A, B, Y, Z (Transient Pulse Through 100Ω, see [Note 15](#)) ±80V
 RO -0.3V to (V_{CC} + 0.3V)
 Short Circuit Duration
 Y, Z Indefinite
 ESD Rating see ["ESD PERFORMANCE" on page 6](#)
 Latch-up (Tested per JESD78, Level 2, Class A) +125°C

Thermal Information

Thermal Resistance (Typical) θ_{JA} (°C/W) θ_{JC} (°C/W)
 8 Ld SOIC Package ([Notes 4, 5](#)) 108 47
 14 Ld SOIC Package ([Notes 4, 5](#)) 88 **39**
 Maximum Junction Temperature (Plastic Package) +150°C
 Maximum Storage Temperature Range -65°C to +150°C
 Pb-Free Reflow Profile see [TB493](#)

Recommended Operating Conditions

Supply Voltage (V_{CC}) 5V
 Temperature Range -40°C to +85°C
 Bus Pin Common Mode Voltage Range -25V to +25V

DRIVER SWITCHING CHARACTERISTICS								
Driver Differential Output Delay	t _{PLH} , t _{PHL}	R _D = 54Ω, C _D = 50pF (Figure 4)	No CM Load	Full	-	70	125	ns
			-25V ≤ V _{CM} ≤ 25V	Full	-	-	350	ns
Driver Differential Output Skew	t _{SKEW}	R _D = 54Ω, C _D = 50pF (Figure 4)	No CM Load	Full	-	4.5	15	ns
			-25V ≤ V _{CM} ≤ 25V (Note 18)	Full	-	-	25	ns
Driver Differential Rise or Fall Time	t _R , t _F	R _D = 54Ω, C _D = 50pF (Figure 4)	No CM Load	Full	70	170	300	ns
			-25V ≤ V _{CM} ≤ 25V	Full	70	-	400	ns

To:

Absolute Maximum Ratings

V_{CC} to Ground 7V
 Input Voltages
 DI, INV, RINV, DINV, DE, \overline{RE} -0.3V to (V_{CC} + 0.3V)
 Input/Output Voltages
 A/Y, B/Z, A, B, Y, Z ±60V
 A/Y, B/Z, A, B, Y, Z (Transient Pulse Through 100Ω, see [Note 15](#)) ±80V
 RO -0.3V to (V_{CC} + 0.3V)
 Short-circuit Duration
 Y, Z Indefinite
 ESD Rating see ["ESD PERFORMANCE" on page 6](#)
 Latch-up (Tested per JESD78, Level 2, Class A) +125°C

Thermal Information

Thermal Resistance (Typical) θ_{JA} (°C/W) θ_{JC} (°C/W)
 8 Ld SOIC Package ([Notes 4, 5](#)) 104 47
 14 Ld SOIC Package ([Notes 4, 5](#)) 78 **42**
 Maximum Junction Temperature (Plastic Package) +150°C
 Maximum Storage Temperature Range -65°C to +150°C
 Pb-free Reflow Profile see [TB493](#)

Recommended Operating Conditions

Supply Voltage (V_{CC}) 5V
 Temperature Range -40°C to +85°C
 Bus Pin Common Mode Voltage Range -25V to +25V

DRIVER SWITCHING CHARACTERISTICS								
Driver Differential Output Delay	t _{PLH} , t _{PHL}	R _D = 54Ω, C _D = 50pF (Figure 5)	No CM load	Full	-	70	125	ns
			-25V ≤ V _{CM} ≤ 25V	Full	-	-	350	ns
Driver Differential Output Skew	t _{SKEW}	R _D = 54Ω, C _D = 50pF (Figure 5)	No CM Load	Full	-	4.5	15	ns
			-25V ≤ V _{CM} ≤ 25V (Note 18)	Full	-	-	25	ns
Driver Differential Rise or Fall Time	t _R , t _F	R _D = 54Ω, C _D = 50pF (Figure 5)	No CM Load	Full	70	170	300	ns
			-25V ≤ V _{CM} ≤ 25V	Full	70	-	550	ns