Voltage Regulator, Bias Rail CMOS, Very Low Dropout, 500 mA

NCP145

The NCP145 is a 500 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage (V_{BIAS}). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP145 features low I_Q consumption. The XDFN4 1.2 mm x 1.2 mm package is optimized for use in space constrained applications.

Features

- Input Voltage Range: 1.0 V to 5.5 V
- Bias Voltage Range: 2.4 V to 5.5 V
- Fixed Voltage Versions Available
- Output Voltage Range: 1.0 V to 1.8 V (Fixed)
- ±1.5% Accuracy over Temperature, 0.5% V_{OUT} @ 25°C
- Ultra−Low Dropout: Typ. 140 mV at 500 mA
- Very Low Bias Input Current of Typ. 80 μA
- Very Low Bias Input Current in Disable Mode: Typ. 0.5 μA
- Logic Level Enable Input for ON/OFF Control
- Output Active Discharge Option Available
- Stable with a 2.2 μF Ceramic Capacitor
- Available in XDFN4 − 1.2 mm x 1.2 mm x 0.4 mm Package
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Battery−powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders

MARKING DIAGRAM

XDFN4
CASE 711BC

XXM
1

XX = Specific Device Code
M = Date Code

PIN CONNECTIONS

IN 4
EN 3
GND 5
OUT 1
BIAS 2

(Top View)

ORDERING INFORMATION

Figure 1. Typical Application Schematics

V_{BIAS} >2.7 V
100 nF
NCP145
BIAS
OUT
V_{OUT} 1 V up to 500 mA
2.2 μF
V_{IN} 1.5 V
IN
1 μF
EN
GND
V_{EN}

NCP145

*Active output discharge function is present only in NCP145AMXyyyTCG and NCP145CMXyyyTCG devices.
yyy denotes the particular output voltage option.

Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

Pin No. XDFN4	Pin Name	Description
1	OUT	Regulated Output Voltage pin
2	BIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.
3	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
4	IN	Input Voltage Supply pin
5	GND	Ground

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V_{IN}	−0.3 to 6	V
Output Voltage	V_{OUT}	−0.3 to (V_{IN}+0.3) $\leq$ 6	V
Chip Enable, Bias Input	V_{EN}, V_{BIAS}	−0.3 to 6	V
Output Short Circuit Duration	t_{SC}	unlimited	s
Maximum Junction Temperature	T_J	150	°C
Storage Temperature	T_{STG}	−55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD_{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD_{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
2. This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:
    ESD Human Body Model tested per EIA/JESD22−A114
    ESD Machine Model tested per EIA/JESD22−A115
    Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN4 1.2 mm x 1.2 mm Thermal Resistance, Junction−to−Air (Note 3)	$R_{\theta JA}$	170	°C/W

3. This data was derived by thermal simulations for a single device mounted on the 40 mm x 40 mm x 1.6 mm FR4 PCB with 2−ounce 800 sq mm copper area on top and bottom.

ELECTRICAL CHARACTERISTICS $-40°C \leq T_J \leq 85°C$; V_{BIAS} = 2.7 V or (V_{OUT} + 1.6 V), whichever is greater, $V_{IN} = V_{OUT(NOM)}$ + 0.3 V, I_{OUT} = 1 mA, V_{EN} = 1 V, unless otherwise noted. C_{IN} = 1 μF, C_{OUT} = 2.2 μF, C_{BIAS} = 0.1 μF. Typical values are at T_J = +25°C. Min/Max values are for $-40°C \leq T_J \leq 85°C$ unless otherwise noted. (Note 4)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
Operating Input Voltage Range		V_{IN}	V_{OUT} + V_{DO}		5.5	V
Operating Bias Voltage Range		V_{BIAS}	(V_{OUT} + 1.40) $\geq$ 2.4		5.5	V
Undervoltage Lock−out	V_{BIAS} Rising Hysteresis	UVLO		1.6 0.2		V
Output Voltage Accuracy		V_{OUT}		$\pm$0.5		%
Output Voltage Accuracy	$-40°C \leq T_J \leq 85°C$, $V_{OUT(NOM)}$ + 0.3 V $\leq V_{IN} \leq$ $V_{OUT(NOM)}$ + 1.0 V, 2.7 V or ($V_{OUT(NOM)}$ + 1.6 V), whichever is greater < V_{BIAS} < 5.5 V, 1 mA < I_{OUT} < 500 mA	V_{OUT}	−1.5		+1.5	%
V_{IN} Line Regulation	$V_{OUT(NOM)}$ + 0.3 V $\leq V_{IN} \leq$ 5.0 V	Line$_{Reg}$		0.01		%/V
V_{BIAS} Line Regulation	2.7 V or ($V_{OUT(NOM)}$ + 1.6 V), whichever is greater < V_{BIAS} < 5.5 V	Line$_{Reg}$		0.01		%/V
Load Regulation	I_{OUT} = 1 mA to 500 mA	Load$_{Reg}$		1.5		mV
V_{IN} Dropout Voltage	I_{OUT} = 150 mA (Note 5)	V_{DO}		37	75	mV
	I_{OUT} = 500 mA (Note 5)	V_{DO}		140	250	
V_{BIAS} Dropout Voltage	I_{OUT} = 500 mA, $V_{IN} = V_{BIAS}$ (Note 5)	V_{DO}		1.1	1.5	V
Output Current Limit	V_{OUT} = 90% $V_{OUT(NOM)}$	I_{CL}	550	800	1000	mA
Bias Pin Operating Current	V_{BIAS} = 2.7 V	I_{BIAS}		80	110	μA
Bias Pin Disable Current	$V_{EN} \leq$ 0.4 V	$I_{BIAS(DIS)}$		0.5	1	μA
Vinput Pin Disable Current	$V_{EN} \leq$ 0.4 V	$I_{VIN(DIS)}$		0.5	1	μA
EN Pin Threshold Voltage	EN Input Voltage "H"	$V_{EN(H)}$	0.9			V
	EN Input Voltage "L"	$V_{EN(L)}$			0.4	
EN Pull Down Current	V_{EN} = 5.5 V	I_{EN}		0.3	1	μA
Power Supply Rejection Ratio	V_{IN} to V_{OUT}, f = 1 kHz, I_{OUT} = 150 mA, $V_{IN} \geq V_{OUT}$ +0.5 V	PSRR(V_{IN})		70		dB
	V_{BIAS} to V_{OUT}, f = 1 kHz, I_{OUT} = 150 mA, $V_{IN} \geq V_{OUT}$ +0.5 V	PSRR(V_{BIAS})		80		dB
Output Noise Voltage	$V_{IN} = V_{OUT}$ +0.5 V, $V_{OUT(NOM)}$ = 1.0 V, f = 10 Hz to 100 kHz	V_N		40		μV$_{RMS}$
Thermal Shutdown Threshold	Temperature increasing			160		°C
	Temperature decreasing			140		
Output Discharge Pull−Down	$V_{EN} \leq$ 0.4 V, V_{OUT} = 0.5 V, NCP145A and NCP145C options only	R_{DISCH}		150		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.
5. Dropout voltage is characterized when V_{OUT} falls 3% below $V_{OUT(NOM)}$.

ELECTRICAL CHARACTERISTICS – NCP145xMX100TCG

$-40°C \le T_J \le 85°C$; V_{BIAS} = 2.7 V, V_{IN} = 1.3 V, I_{OUT} = 1 mA, V_{EN} = 1 V, C_{IN} = 1 µF, C_{OUT} = 2.2 µF, C_{BIAS} = 0.1 µF. Typical values are at T_J = +25°C. Min/Max values are for $-40°C \le T_J \le 85°C$ unless otherwise noted. (Note 6)

Parameter	Test Conditions		Symbol	Min	Typ	Max	Unit
Turn-On Time	From assertion of V_{EN} to V_{OUT} = 98%$V_{OUT(NOM)}$. $V_{OUT(NOM)}$ = 1.0 V	'A' option	t_{ON}		300		µs
Turn-On Slew Rate	V_{EN} 0 V to 1.0 V, $V_{OUT(NOM)}$ = 1.0 V, V_{OUT} from 10 mV to 610 mV	'A' option	SR		9		mV/µs

ELECTRICAL CHARACTERISTICS – NCP145xMX105TCG

$-40°C \le T_J \le 85°C$; V_{BIAS} = 2.7 V, V_{IN} = 1.35 V, I_{OUT} = 1 mA, V_{EN} = 1 V, C_{IN} = 1 µF, C_{OUT} = 2.2 µF, C_{BIAS} = 0.1 µF. Typical values are at T_J = +25°C. Min/Max values are for $-40°C \le T_J \le 85°C$ unless otherwise noted. (Note 6)

Parameter	Test Conditions		Symbol	Min	Typ	Max	Unit
Turn-On Time	From assertion of V_{EN} to V_{OUT} = 98%$V_{OUT(NOM)}$. $V_{OUT(NOM)}$ = 1.05 V	'A' option	t_{ON}		260		µs
Turn-On Slew Rate	V_{EN} 0 V to 1.0 V, $V_{OUT(NOM)}$ = 1.05 V, V_{OUT} from 10 mV to 610 mV	'A' option	SR		11		mV/µs

ELECTRICAL CHARACTERISTICS – NCP145xMX120TCG

$-40°C \le T_J \le 85°C$; V_{BIAS} = 2.8 V, V_{IN} = 1.5 V, I_{OUT} = 1 mA, V_{EN} = 1 V, C_{IN} = 1 µF, C_{OUT} = 2.2 µF, C_{BIAS} = 0.1 µF. Typical values are at T_J = +25°C. Min/Max values are for $-40°C \le T_J \le 85°C$ unless otherwise noted. (Note 6)

Parameter	Test Conditions		Symbol	Min	Typ	Max	Unit
Turn-On Time	From assertion of V_{EN} to V_{OUT} = 98%$V_{OUT(NOM)}$. $V_{OUT(NOM)}$ = 1.20 V	'A' option	t_{ON}		210		µs
		'C' option			310		
Turn-On Slew Rate	V_{EN} 0 V to 1.0 V, $V_{OUT(NOM)}$ = 1.20 V, V_{OUT} from 10 mV to 610 mV	'A' option	SR		17		mV/µs
		'C' option			11		

6. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

TYPICAL CHARACTERISTICS

AT T_J = +25°C, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V, V_{BIAS} = 2.7 V, V_{EN} = V_{BIAS}, $V_{OUT(NOM)}$ = 1.0 V, I_{OUT} = 500 MA, C_{IN} = 1 MF, C_{BIAS} = 0.1 MF, AND C_{OUT} = 2.2 MF (EFFECTIVE CAPACITANCE), UNLESS OTHERWISE NOTED.


**Figure 3. V_{IN} Dropout Voltage vs. I_{OUT} and Temperature T_J**

**Figure 4. V_{IN} Dropout Voltage vs. (V_{BIAS} − V_{OUT}) and Temperature T_J**

Figure 5. V_{IN} Dropout Voltage vs. (V_{BIAS} − V_{OUT}) and Temperature T_J

Figure 6. V_{IN} Dropout Voltage vs. (V_{BIAS} − V_{OUT}) and Temperature T_J

Figure 7. V_{BIAS} Dropout Voltage vs. I_{OUT} and Temperature T_J

Figure 8. BIAS Pin Current vs. I_{OUT} and Temperature T_J

TYPICAL CHARACTERISTICS

AT T_J = +25°C, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V, V_{BIAS} = 2.7 V, V_{EN} = V_{BIAS}, $V_{OUT(NOM)}$ = 1.0 V, I_{OUT} = 500 MA,
C_{IN} = 1 MF, C_{BIAS} = 0.1 MF, AND C_{OUT} = 2.2 MF (EFFECTIVE CAPACITANCE), UNLESS OTHERWISE NOTED.

Figure 9. BIAS Pin Current vs. V_{BIAS} and Temperature T_J

Figure 10. Current Limit vs. (V_{BIAS} − V_{OUT})

TYPICAL CHARACTERISTICS

AT T_J = +25°C, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V, V_{BIAS} = 2.7 V, V_{EN} = V_{BIAS}, $V_{OUT(NOM)}$ = 1.0 V, I_{OUT} = 500 MA,
C_{IN} = 1 MF, C_{BIAS} = 0.1 MF, AND C_{OUT} = 2.2 MF (EFFECTIVE CAPACITANCE), UNLESS OTHERWISE NOTED.

Figure 11. Load Transient Response,
I_{OUT} = 50 mA to 500 mA, C_{OUT} = 10 µF

Figure 12. Load Transient Response,
I_{OUT} = 50 mA to 500 mA, C_{OUT} = 2.2 µF

Figure 13. Load Transient Response,
I_{OUT} = 1 mA to 500 mA, C_{OUT} = 10 µF

Figure 14. Load Transient Response,
I_{OUT} = 1 mA to 500 mA, C_{OUT} = 2.2 µF

Figure 15. V_{IN} Line Transient Response,
V_{IN} = 1.3 V to 2.3 V, I_{OUT} = 100 mA, C_{OUT} = 10 µF

Figure 16. V_{IN} Line Transient Response,
V_{IN} = 1.3 V to 2.3 V, I_{OUT} = 100 mA, C_{OUT} = 2.2 µF

APPLICATIONS INFORMATION

Figure 17. Typical Application: Low−Voltage DC/DC Post−Regulator with ON/OFF Functionality

The NCP145 dual−rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from V_{IN} voltage. All the low current internal control circuitry is powered from the V_{BIAS} voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.

The NCP145 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis. NCP145 Voltage linear regulator Fixed version is available.

Dropout Voltage

Because of two power supply inputs V_{IN} and V_{BIAS} and one V_{OUT} regulator output, there are two Dropout voltages specified.

The first, the V_{IN} Dropout voltage is the voltage difference ($V_{IN} - V_{OUT}$) when V_{OUT} starts to decrease by percent specified in the Electrical Characteristics table. V_{BIAS} is high enough; specific value is published in the Electrical Characteristics table.

The second, V_{BIAS} dropout voltage is the voltage difference ($V_{BIAS} - V_{OUT}$) when V_{IN} and V_{BIAS} pins are joined together and V_{OUT} starts to decrease.

Input and Output Capacitors

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 2.2 μF to 10 μF. The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in V_{IN} and/or V_{BIAS} inputs as example), the recommended $C_{IN} = 1$ μF and $C_{BIAS} = 0.1$ μF or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the NCP145 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

Enable Operation

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. To get the full functionality of Soft Start, it is recommended to turn on the V_{IN} and V_{BIAS} supply voltages first and activate the Enable pin no sooner than V_{IN} and V_{BIAS} are on their nominal levels. If the enable function is not to be used then the pin should be connected to V_{IN} or V_{BIAS}.

If the EN pin voltage is < 0.4 V the device is guaranteed to be disabled. The pass transistor is turned−off. The active discharge transistor is active so that the output voltage V_{OUT} is pulled down to GND through a 150 Ω resistor. If the EN pin voltage > 0.9 V the device is guaranteed to be enabled. The NCP145 regulates the output voltage and the active discharge transistor is turned−off. The EN pin has internal pull−down current source which assures that the device is turned−off when the EN pin is not connected.

Current Limitation

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

Thermal Protection

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the

regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +125°C maximum.

ORDERING INFORMATION

Device	Nominal Output Voltage	Marking	Option	Package	Shipping†
NCP145AMX100TCG	1.00 V	HE	Output Active Discharge Normal Turn−On Slew Rate	XDFN4 (Pb−Free)	3000 or 5000 / Tape & Reel (Note 7)
NCP145AMX105TCG (Note 7)	1.05 V	HG			
NCP145AMX120TCG (Note 7)	1.20 V	HD			
NCP145CMX120TCG (Note 7)	1.20 V	HH	Output Active Discharge Slow Turn−On Slew Rate		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

 To order other package and voltage variants, please contact your **onsemi** sales representative

 7. Product processed after October 1, 2022 are shipped with quantity 5000 units / tape & reel.

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

XDFN4 1.2x1.2, 0.8P
CASE 711BC
ISSUE O

SCALE 4:1

DATE 15 SEP 2015

TOP VIEW

PIN ONE REFERENCE

DETAIL B

SIDE VIEW

DETAIL B
ALTERNATE CONSTRUCTION

SIDE VIEW

NOTE 4

SEATING PLANE

BOTTOM VIEW

DETAIL A

DETAIL A

NOTE 3

4X (0.12)

4X (0.12)

4X b

4X L

$\boxed{\oplus \; 0.05 \; \text{M} \; | \; C \; | \; A \; | \; B}$

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 mm FROM THE TERMINAL TIPS.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.35	0.45
A1	0.00	0.05
A3	0.13 REF	
b	0.25	0.35
b1	0.15	0.25
D	1.15	1.25
D2	0.58	0.68
E	1.15	1.25
E2	0.58	0.68
e	0.80 BSC	
L	0.25	0.35
L1	0.13	0.23

GENERIC MARKING DIAGRAM*

XXM

XX = Specific Device Code
M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking.
Pb−Free indicator, "G" or microdot " ▪", may or may not be present.

RECOMMENDED MOUNTING FOOTPRINT*

PACKAGE OUTLINE

1.50
0.25
4X C 0.195
0.22
4X 0.35
0.80 PITCH
2X 0.63
4X 0.48
45°

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PUBLICATION ORDERING INFORMATION

◊