ESD Protection Diode

Low Capacitance Array for High Speed Video Interfaces

The ESD8040 is designed specifically to protect HDMI and Display Port Interfaces with full functionality ESD protection and back drive current protection for V_{CC} line. Ultra–low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow–through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance for the high speed TMDS lines.

Features

- Full Function HDMI / Display Port Solution
- Single Connect, Flow through Routing for TMDS Lines
- Low Capacitance (0.35 pF Max, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 Level 4
- UL Flammability Rating of 94 V-0
- This is a Pb-Free Device

Typical Applications

- HDMI 1.3/1.4/2.0
- Display Port

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	T_J	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±15 ±15	kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



UDFN18 CASE 517CP 8040M=

8040 = Specific Device Code

M = Date Code ■ Pb–Free Package

(Note: Microdot may be in either location)


ORDERING INFORMATION

	Device	Package	Shipping
ESE	08040MUTAG	UDFN18 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

See Application Note AND8308/D for further description of survivability specs.

1



Center Pins, Pin 12, 14, 16, 18

Note: Common GND – Only minimum of 1 GND connection required




Figure 1. Pin Schematic




Figure 2. Pin Configuration


Note: Pins 12, 14, 16, 18 and center pins are connected internally as a common ground. Only minimum of one pin needs to be connected to ground for functionality of all pins.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter
I _{PP}	Maximum Peak Pulse Current
V _C	Clamping Voltage @ I _{PP}
V_{RWM}	Working Peak Reverse Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
R _{DYN}	Dynamic Resistance

^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Conditions		Тур	Max	Unit
Reverse Working Voltage	V_{RWM}	I/O Pin to GND			3.3	V
Breakdown Voltage	V _{BR}	I _T = 1 mA, I/O Pins 1, 2, 4, 5, 7, 8, 10, 11 to GND I _T = 1 mA, I/O Pins 3, 6, 9, 13, 15, 17 to GND		5.5 6.5		V
Reverse Leakage Current	I _R	V _{RWM} = 3.3 V, I/O Pin to GND			1.0	μΑ
Clamping Voltage (Note 1)	V _C	IEC61000-4-2, ±8 kV Contact		See Figures 3 and 4		V
Clamping Voltage TLP (Note 2) See Figures 9 through 12	V _C	Ipp = 8 A		9.2 -4.5 12.0 -8.0		V
Dynamic Resistance	R _{DYN}	I/O Pin to GND GND to I/O Pin		0.33 0.45		Ω
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz between I/O Pins and GND		0.30	0.35	pF

- 1. For test procedure see Figures 7 and 8 and application note AND8307/D.
- 2. ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \Omega$, $t_p = 100 \text{ ns}$, $t_r = 4 \text{ ns}$, averaging window; $t_1 = 30 \text{ ns}$ to $t_2 = 60 \text{ ns}$.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 3. IEC61000-4-2 +8 kV Contact Clamping Voltage (TMDS I/O Pins)




Figure 4. IEC61000-4-2 -8 kV Contact Clamping Voltage (TMDS I/O Pins)




Figure 5. IEC61000-4-2 +8 kV Contact Clamping Voltage (Non-TMDS I/O Pins)




Figure 6. IEC61000-4-2 -8 kV Contact Clamping Voltage (Non-TMDS I/O Pins)

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 7. IEC61000-4-2 Spec





Figure 8. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.



NOTE: TLP parameter: $Z_0 = 50 \ \Omega$, $t_p = 100 \ ns$, $t_r = 300 \ ps$, averaging window: $t_1 = 30 \ ns$ to $t_2 = 60 \ ns$. V_{IEC} is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000–4–2 waveform at $t = 30 \ ns$ with 2 A/kV. See TLP description below for more information.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 11. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 12 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.




Figure 11. Simplified Schematic of a Typical TLP System




Figure 12. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms




Figure 13. HDMI 1.3/1.4 Eye Diagram with and without ESD8040. 3.4 Gb/s




Figure 14. HDMI 2.0 Eye Diagram with and without ESD8040. 6.0 Gb/s See application note AND9075/D for further description of eye diagram testing methodology.



Table 1. RF Insertion Loss: Application Description




Figure 16. TDR - ESD8040

Interface	Data Rate (Gb/s)	Fundamental Frequency (GHz)	3 rd Harmonic Frequency (GHz)	ESD8040 Insertion LossJ(dB)
HDMI 1.3/1.4	3.4	1.7 (m1)	5.1 (m3)	m1 = 0.144 m2 = 0.203
HDMI 2.0	6.0	3.0 (m2)	9.0 (m4)	m3 = 0.369 m4 = 1.067

www.onsemi.com




Figure 17. HDMI Layout Diagram

Pin Description


I/O pins 1, 2, 4, 5, 7, 8, 10, and 11 are to be used for high speed differential TMDS lines whereas I/O pins 3, 6, 9, 13, 15, and 17 are to be used for lower speed lines (I²C, CEC, HPD, etc.). The ESD8040 was designed specifically for the HDMI application. The I/O pins for TMDS lines have a lower breakdown voltage and faster turn–on in the low

current region in order to better protect the sensitive low voltage, high–speed TMDS signals. The I/O pins for lower speed lines have a higher breakdown voltage to accommodate the higher voltages associated with the HPD, CEC, $\rm I^2C$ and $\rm V_{CC}$ lines as well as the optional Ethernet pin that can be implemented in HDMI1.4/2.0 applications.

ESD Protection Device Technology

• Low voltage punch through (LVPT): The key advatange for this technology is a very low turn-on voltage as shown in Figure 19. This technology provides optimized protection for chipsets with small geometries against recoverable failures due to voltage peaks (also known as "soft failures").





LVPT technology's key advantage is very low turn on voltage

Figure 18. LVPT Operation Description





Figure 19. Low Current, DC, IV Characteristic Technology Comparison



С моте з

0.05 M

DATE 07 FEB 2013

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANGING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.10 AND 0.20 MM FROM TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- EXPOSED ENDS OF TERMINALS ARE ELECTRICALLY ACTIVE.

	MILLIN	IETERS	
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
А3	0.13	REF	
b	0.15	0.25	
D	5.50	BSC	
D2	0.35	0.45	
D3	0.10	REF	
Е	1.50	BSC	
E2	0.35	0.45	
eА	0.50	BSC	
eВ	0.75	BSC	
еC	1.50 BSC		
L	0.20	0.40	
L2	0.10	REF	

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code


= Date Code Μ

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

RECOMMENDED SOLDERING FOOTPRINT*

BOTTOM VIEW



NOTE: CENTER PADS OPTIONAL DIMENSION: MILLIMETERS

eС

DOCUMENT NUMBER:	98AON84709E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN18, 5,5X1,5, 0,5P/0,75P		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative